Why is there a PLL in CPU? The Next CEO of Stack OverflowPLL - why compare phases not frequenciesCreating a clock multiplier using a PLLExample of a PLL for video genlockingWhat limits CPU speed?CPU and clock rateUsing CPU heat to generate electricityIs it possible to drive a HDMI output without exact clock frequencies (74.25 MHz, etc.)?Maximum CPU Frequency of PIC24FJ256GA705 That I Can Get with 8MHz CrystalWhy include frequency dividers in this PLL circuit?PLL placing fails on Lattice 5LP1K

Explicit solution of a Hamiltonian system

How to start emacs in "nothing" mode

India just shot down a satellite from the ground. At what altitude range is the resulting debris field?

How to safely derail a train during transit?

Return the Closest Prime Number

Is it a good idea to use COLUMN AS (left([Another_Column],(4)) instead of LEFT in the select?

Any way to transfer all permissions from one role to another?

How do scammers retract money, while you can’t?

% symbol leads to superlong (forever?) compilations

Can a caster that cast Polymorph on themselves stop concentrating at any point even if their Int is low?

Only print output after finding pattern

How easy is it to start Magic from scratch?

Crossing the line between justified force and brutality

Horror movie/show or scene where a horse creature opens its mouth really wide and devours a man in a stables

How to write papers efficiently when English isn't my first language?

Why is there a PLL in CPU?

Why does GHC infer a monomorphic type here, even with MonomorphismRestriction disabled?

Is there a good way to store credentials outside of a password manager?

How would telepathy be more difficult than verbal communication?

Solution of this Diophantine Equation

Apart from "berlinern", do any other German dialects have a corresponding verb?

How do we know the LHC results are robust?

How can I quit an app using Terminal?

Trouble understanding the speech of overseas colleagues



Why is there a PLL in CPU?



The Next CEO of Stack OverflowPLL - why compare phases not frequenciesCreating a clock multiplier using a PLLExample of a PLL for video genlockingWhat limits CPU speed?CPU and clock rateUsing CPU heat to generate electricityIs it possible to drive a HDMI output without exact clock frequencies (74.25 MHz, etc.)?Maximum CPU Frequency of PIC24FJ256GA705 That I Can Get with 8MHz CrystalWhy include frequency dividers in this PLL circuit?PLL placing fails on Lattice 5LP1K










3












$begingroup$


I read that PLL are used in CPU to generate the clock, but I can't understand why.



I don't really have any guess of why this is.










share|improve this question







New contributor




Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
Check out our Code of Conduct.







$endgroup$
















    3












    $begingroup$


    I read that PLL are used in CPU to generate the clock, but I can't understand why.



    I don't really have any guess of why this is.










    share|improve this question







    New contributor




    Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
    Check out our Code of Conduct.







    $endgroup$














      3












      3








      3





      $begingroup$


      I read that PLL are used in CPU to generate the clock, but I can't understand why.



      I don't really have any guess of why this is.










      share|improve this question







      New contributor




      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.







      $endgroup$




      I read that PLL are used in CPU to generate the clock, but I can't understand why.



      I don't really have any guess of why this is.







      clock cpu pll






      share|improve this question







      New contributor




      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.











      share|improve this question







      New contributor




      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.









      share|improve this question




      share|improve this question






      New contributor




      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.









      asked 2 hours ago









      Jonas DaverioJonas Daverio

      616




      616




      New contributor




      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.





      New contributor





      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.






      Jonas Daverio is a new contributor to this site. Take care in asking for clarification, commenting, and answering.
      Check out our Code of Conduct.




















          4 Answers
          4






          active

          oldest

          votes


















          4












          $begingroup$

          Been there, done that.



          Apart from other reasons mentioned here is a different one:

          The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



          At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

          The only way to do that is to use a PLL.



          Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



          ++LEG is not a registered trademark. (At least as far as I know)






          share|improve this answer









          $endgroup$




















            3












            $begingroup$

            PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






            share|improve this answer









            $endgroup$








            • 1




              $begingroup$
              Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
              $endgroup$
              – Sparky256
              2 hours ago


















            3












            $begingroup$

            PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



            You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



            Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



            Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






            share|improve this answer









            $endgroup$




















              2












              $begingroup$

              3 main reasons;



              1) power savings for mobiles and extend CPU life keeping cool.

              2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

              3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



              Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






              share|improve this answer









              $endgroup$













                Your Answer





                StackExchange.ifUsing("editor", function ()
                return StackExchange.using("mathjaxEditing", function ()
                StackExchange.MarkdownEditor.creationCallbacks.add(function (editor, postfix)
                StackExchange.mathjaxEditing.prepareWmdForMathJax(editor, postfix, [["\$", "\$"]]);
                );
                );
                , "mathjax-editing");

                StackExchange.ifUsing("editor", function ()
                return StackExchange.using("schematics", function ()
                StackExchange.schematics.init();
                );
                , "cicuitlab");

                StackExchange.ready(function()
                var channelOptions =
                tags: "".split(" "),
                id: "135"
                ;
                initTagRenderer("".split(" "), "".split(" "), channelOptions);

                StackExchange.using("externalEditor", function()
                // Have to fire editor after snippets, if snippets enabled
                if (StackExchange.settings.snippets.snippetsEnabled)
                StackExchange.using("snippets", function()
                createEditor();
                );

                else
                createEditor();

                );

                function createEditor()
                StackExchange.prepareEditor(
                heartbeatType: 'answer',
                autoActivateHeartbeat: false,
                convertImagesToLinks: false,
                noModals: true,
                showLowRepImageUploadWarning: true,
                reputationToPostImages: null,
                bindNavPrevention: true,
                postfix: "",
                imageUploader:
                brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
                contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
                allowUrls: true
                ,
                onDemand: true,
                discardSelector: ".discard-answer"
                ,immediatelyShowMarkdownHelp:true
                );



                );






                Jonas Daverio is a new contributor. Be nice, and check out our Code of Conduct.









                draft saved

                draft discarded


















                StackExchange.ready(
                function ()
                StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f429532%2fwhy-is-there-a-pll-in-cpu%23new-answer', 'question_page');

                );

                Post as a guest















                Required, but never shown

























                4 Answers
                4






                active

                oldest

                votes








                4 Answers
                4






                active

                oldest

                votes









                active

                oldest

                votes






                active

                oldest

                votes









                4












                $begingroup$

                Been there, done that.



                Apart from other reasons mentioned here is a different one:

                The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



                At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

                The only way to do that is to use a PLL.



                Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



                ++LEG is not a registered trademark. (At least as far as I know)






                share|improve this answer









                $endgroup$

















                  4












                  $begingroup$

                  Been there, done that.



                  Apart from other reasons mentioned here is a different one:

                  The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



                  At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

                  The only way to do that is to use a PLL.



                  Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



                  ++LEG is not a registered trademark. (At least as far as I know)






                  share|improve this answer









                  $endgroup$















                    4












                    4








                    4





                    $begingroup$

                    Been there, done that.



                    Apart from other reasons mentioned here is a different one:

                    The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



                    At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

                    The only way to do that is to use a PLL.



                    Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



                    ++LEG is not a registered trademark. (At least as far as I know)






                    share|improve this answer









                    $endgroup$



                    Been there, done that.



                    Apart from other reasons mentioned here is a different one:

                    The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



                    At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

                    The only way to do that is to use a PLL.



                    Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



                    ++LEG is not a registered trademark. (At least as far as I know)







                    share|improve this answer












                    share|improve this answer



                    share|improve this answer










                    answered 2 hours ago









                    OldfartOldfart

                    8,7512927




                    8,7512927























                        3












                        $begingroup$

                        PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






                        share|improve this answer









                        $endgroup$








                        • 1




                          $begingroup$
                          Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
                          $endgroup$
                          – Sparky256
                          2 hours ago















                        3












                        $begingroup$

                        PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






                        share|improve this answer









                        $endgroup$








                        • 1




                          $begingroup$
                          Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
                          $endgroup$
                          – Sparky256
                          2 hours ago













                        3












                        3








                        3





                        $begingroup$

                        PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






                        share|improve this answer









                        $endgroup$



                        PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.







                        share|improve this answer












                        share|improve this answer



                        share|improve this answer










                        answered 2 hours ago









                        Dave TweedDave Tweed

                        122k9152264




                        122k9152264







                        • 1




                          $begingroup$
                          Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
                          $endgroup$
                          – Sparky256
                          2 hours ago












                        • 1




                          $begingroup$
                          Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
                          $endgroup$
                          – Sparky256
                          2 hours ago







                        1




                        1




                        $begingroup$
                        Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
                        $endgroup$
                        – Sparky256
                        2 hours ago




                        $begingroup$
                        Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
                        $endgroup$
                        – Sparky256
                        2 hours ago











                        3












                        $begingroup$

                        PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



                        You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



                        Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



                        Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






                        share|improve this answer









                        $endgroup$

















                          3












                          $begingroup$

                          PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



                          You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



                          Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



                          Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






                          share|improve this answer









                          $endgroup$















                            3












                            3








                            3





                            $begingroup$

                            PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



                            You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



                            Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



                            Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






                            share|improve this answer









                            $endgroup$



                            PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



                            You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



                            Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



                            Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.







                            share|improve this answer












                            share|improve this answer



                            share|improve this answer










                            answered 2 hours ago









                            Tom CarpenterTom Carpenter

                            39.9k375121




                            39.9k375121





















                                2












                                $begingroup$

                                3 main reasons;



                                1) power savings for mobiles and extend CPU life keeping cool.

                                2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

                                3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



                                Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






                                share|improve this answer









                                $endgroup$

















                                  2












                                  $begingroup$

                                  3 main reasons;



                                  1) power savings for mobiles and extend CPU life keeping cool.

                                  2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

                                  3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



                                  Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






                                  share|improve this answer









                                  $endgroup$















                                    2












                                    2








                                    2





                                    $begingroup$

                                    3 main reasons;



                                    1) power savings for mobiles and extend CPU life keeping cool.

                                    2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

                                    3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



                                    Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






                                    share|improve this answer









                                    $endgroup$



                                    3 main reasons;



                                    1) power savings for mobiles and extend CPU life keeping cool.

                                    2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

                                    3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



                                    Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.







                                    share|improve this answer












                                    share|improve this answer



                                    share|improve this answer










                                    answered 2 hours ago









                                    Sunnyskyguy EE75Sunnyskyguy EE75

                                    69.6k225101




                                    69.6k225101




















                                        Jonas Daverio is a new contributor. Be nice, and check out our Code of Conduct.









                                        draft saved

                                        draft discarded


















                                        Jonas Daverio is a new contributor. Be nice, and check out our Code of Conduct.












                                        Jonas Daverio is a new contributor. Be nice, and check out our Code of Conduct.











                                        Jonas Daverio is a new contributor. Be nice, and check out our Code of Conduct.














                                        Thanks for contributing an answer to Electrical Engineering Stack Exchange!


                                        • Please be sure to answer the question. Provide details and share your research!

                                        But avoid


                                        • Asking for help, clarification, or responding to other answers.

                                        • Making statements based on opinion; back them up with references or personal experience.

                                        Use MathJax to format equations. MathJax reference.


                                        To learn more, see our tips on writing great answers.




                                        draft saved


                                        draft discarded














                                        StackExchange.ready(
                                        function ()
                                        StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f429532%2fwhy-is-there-a-pll-in-cpu%23new-answer', 'question_page');

                                        );

                                        Post as a guest















                                        Required, but never shown





















































                                        Required, but never shown














                                        Required, but never shown












                                        Required, but never shown







                                        Required, but never shown

































                                        Required, but never shown














                                        Required, but never shown












                                        Required, but never shown







                                        Required, but never shown







                                        Popular posts from this blog

                                        Станькаў Зьмест Назва | Гісторыя | Насельніцтва | Турыстычная інфармацыя | Галерэя | Асобы | Заўвагі | Крыніцы | Літаратура | Вонкавыя спасылкі | Навігацыйнае мэню53°37′48″ пн. ш. 27°13′40″ у. д. / 53.63° пн. ш. 27.22778° у. д. / 53.63; 27.2277853°37′48″ пн. ш. 27°13′40″ у. д. / 53.63° пн. ш. 27.22778° у. д. / 53.63; 27.22778djvu"Бабёнка – это я понимаю!". Як русіфікавалі тапонімы.Святыя руіны ажываюць210Станькаўв. СтанькаваСтаньково: история и новости - сайт деревниСтанькава: сядзіба Гутэн-Чапскіхррр

                                        J. J. Abrams Índice Traxectoria | Filmografía | Premios | Notas | Véxase tamén | Menú de navegacióne"J.J. Abrams: Biography"Arquivado"'Star Trek' sequel on track"Arquivado"J.J. Abrams Producing Samurai Jack Movie"Arquivado"EXCLUSIVE: J.J. Abrams Goes Into Warp Speed with Star Trek and Beyond"Arquivado"David Semel To Direct Jonah Nolan/J.J. Abrams' CBS Pilot 'Person Of Interest'"Arquivado"Fox orders J.J. Abrams pilot 'Alcatraz'"ArquivadoJ. J. AbramsJ. J. AbramsWorldCat81800131p24091041000XX116709414031616ma11226833654496ID052246713376222X511412nm00091900000 0001 1772 5428no98124254ID0000002883100650044xx0054597000141374297344064w64f2mjx14255303415344

                                        Першая сусьветная вайна Зьмест Чыньнікі | Асноўныя падзеі | Беларусь у гады вайны | Балянс вайны | Глядзіце таксама | Крыніцы | Вонкавыя спасылкі | Навігацыйнае мэнюПершая сусьветная вайна: памяць павінна жыць124 (27489)41990-763xЗападный мир отмечает 90 лет со дня окончания Первой мировой войныПершая сусьветная вайнаСпадчына Першай сусьветнай вайныГісторыя вайныАрхіў дакумэнтаў вайныМапы Эўропы ў ходзе вайныГісторыя пад знакам Пагоні/Першая сусветная вайна і Беларусь